Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 16574
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

hexadecimal numbers in veriloga

Nikolaj

Hi,

I just started using veriloga and have a simple question. Is it possible to assign hex numbers to integers in veriloga ( like you do in C with "int a = 0x0123") ? Couldn't find this anywhere in the veriloga documentation..

-Nikolaj

  • Andrew Beckett

    In spectre this isn't supported (you can't use even binary constants such as 1'b1 either).

    In AMS Designer however, this is support by virtue of it being supported in Verilog. The syntax is something like 'h0123 or 16'h0123 (the first is "unsized" and the second form is 16 bits wide).

    Regards,

    Andrew.

  • Andrew Beckett

    I meant to say that in AMS Designer it is supported for VerilogAMS views - so it's supported in VerilogAMS, not VerilogA. I checked in the VerilogAMS LRM and it's unclear whether such syntax is supposed to be supported in the Analog subset of VerilogAMS.

    Regards,

    Andrew.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.