Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 2024
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ncvhdl8.2 - can I create symbols for my VHDL structures and use them in schematics

PrachiB

Hello all,

 I am new to ncvhdl and virtuoso. I am trying to use some VHDL behavioral structures as my basic cells and then create symbols for those cells and use them in schematic.

 Currently I have compiled my basic VHDL behavioral structures in ncvhdl 8.2 and simulated them using simvision.

 I am not sure how to proceed? I am using virtuoso 6.1.2. Should I create symbols for those cells using create new cellview?  But when I create a schematic using those symbols in virtuoso schematic editor, How can I simulate those schematics?

Thank you in advance,

 Prachi

Parents

  • If you want to instantiate the VHDL blocks in a schematic, then yes, you'll need to create symbols - and you can do that using Create->Cellview from Cellview (say in the schematic editor). If you've compiled the code into your library using:

    ncvhdl -use5x -work libName code.vhd

    for example, you'll end up with an "entity" view under the cell, and that can be used as the source view for create cellView from cellView.

    You can netlist (and simulate) from schematics using Launch->Simulation->VHDL Toolbox (in the schematic window), or Tools->VHDL Toolbox (from the CIW).

    Note that IC612 is no longer supported - you should really move to IC613.

    Regards,

    Andrew.

Reply

  • If you want to instantiate the VHDL blocks in a schematic, then yes, you'll need to create symbols - and you can do that using Create->Cellview from Cellview (say in the schematic editor). If you've compiled the code into your library using:

    ncvhdl -use5x -work libName code.vhd

    for example, you'll end up with an "entity" view under the cell, and that can be used as the source view for create cellView from cellView.

    You can netlist (and simulate) from schematics using Launch->Simulation->VHDL Toolbox (in the schematic window), or Tools->VHDL Toolbox (from the CIW).

    Note that IC612 is no longer supported - you should really move to IC613.

    Regards,

    Andrew.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.