• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Spectre Simualtion errors (premature failure)

Stats

  • Locked Locked
  • Replies 9
  • Subscribers 126
  • Views 14838
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Spectre Simualtion errors (premature failure)

superman321
superman321 over 15 years ago
Im trying to simulate a simple Inverter with a spectre (version 5.1 ) and I have the following error messages: input.scs: (transistor nmos) T0 is an instance of an undefined model subcircuit. and similar error on the PMOS transitor too. Although, the same circuit was working fine a few days a ago. It has stopped suddenly with the above error messages. any help will be kindly appreciated. thanks
  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 15 years ago

    Apologies - I thought I'd given the solution to this yesterday, but I accidentally appended the wrong post.

    So here's what I wrote:

    Sorry, I just realised I didn't read your original post closely enough. I spotted you said T0 is an instance of an undefined model subcircuit. The subcircuit is what gives it away - the netlist has ended up incorrect.

    Most likely this is because you don't have the UNIX environment variable $CDS_Netlisting_Mode set before you start virtuoso. Do:

    setenv CDS_Netlisting_Mode Analog

    (if using csh), or:

    export CDS_Netlisting_Mode=Analog

    if using bash/ksh.

    Then start virtuoso. 

    I suspect that will solve it. You'll need to do a Simulation->Netlist->Recreate to force it to renetlist.

    Regards,

    Andrew.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 15 years ago

    Apologies - I thought I'd given the solution to this yesterday, but I accidentally appended the wrong post.

    So here's what I wrote:

    Sorry, I just realised I didn't read your original post closely enough. I spotted you said T0 is an instance of an undefined model subcircuit. The subcircuit is what gives it away - the netlist has ended up incorrect.

    Most likely this is because you don't have the UNIX environment variable $CDS_Netlisting_Mode set before you start virtuoso. Do:

    setenv CDS_Netlisting_Mode Analog

    (if using csh), or:

    export CDS_Netlisting_Mode=Analog

    if using bash/ksh.

    Then start virtuoso. 

    I suspect that will solve it. You'll need to do a Simulation->Netlist->Recreate to force it to renetlist.

    Regards,

    Andrew.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information