• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Custom Inductor | INDDEF layer | HitKit | Assura

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 13075
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Custom Inductor | INDDEF layer | HitKit | Assura

pitter
pitter over 15 years ago

Hi,

this post isin reference to www.cadence.com/.../14022.aspx , where i described problems concerning an inductor that had been automatically generated by VPCD tool. Defining the layout of the inductor as a blackBox does not solve the problem, for assura does not recognize pins of the device correctly.

AMS HitKit provides a library SPIRALS containing several inductors. I have analysed one of the layouts, and noticed that the whole spral is placed on a INDDEF and CELBOX layer. The name of the inductor model is on INDDEF layer. The HitKit spirals pass Assura LVS without any errors, so I decided to modify my Inductor Layout in the very same way. Unfortunately even by a very simple layout (actually for test purposes I run LVS for a single inductor connected to ports) LVS fails (reports errors - pins). I get the following errors:
1) Device 'Ind1(IND)' on Schematic is unbound to any Layout device
2) There is an extract problem of a short (pins pp1 and pp2)
3) a compare error - unmatched pins pp1 and pp2 (not present on the layout) - it is funny that B terminal of the inductor is not     being reported as unmatched.
4) ERC Warning - INDDEF does not define a correct spiral
5) ERC Warning - illegal layer under spiral (it refers to polisilicon layer building a PSD under the spiral)

I have also looked through the extract.rul file which contains some extractDevice command concerning the HitKit spirals, what suggests describing my spiral in the file.

Any help or suggestions very appreciated.

Kind Regards,

Piotr.

P.S. I attach zip file containing image of the schematic, and reports of the LVS run (.erc and .cls files)

files.zip
  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information