Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 4237
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

LVS with Calibre ("wrong floating n-well" error)

Ueue
Dear all, I have a problem with the LVS. In my circuit there are some p-MOS with the body (n-well) connected to the source at a potential different from VDD. 1) The LVS gives back some errors on the well. Is it a problem or it can be neglected? 2) There is also another error of the same type related to one of the MOS transistors implemented in such well. It seems that the others are not a problem. How is it possible if they are in the same well?? Thanks a lot, Stefano

  • You'll probably have more luck if you ask this on a Mentor Graphics forum, since it's their tool. It was stuck in the System Design and Verification forum here rather than the Custom IC Design forum to which it's now been moved, which is why it went unanswered for a long time.

    Andrew.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.