• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Mark net is not tracing

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 125
  • Views 15217
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Mark net is not tracing

maven7783
maven7783 over 15 years ago
Hi, Mark net is not working in my IC6.1. when i select a particular net ...mark net is highlighting all the nets... thanks, maven
  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 15 years ago

    Maven,

    It is working, just working more than you want it to ;-)

    It will be using the currently active validVias constraint in the constraint group defined in Options->Editor (in the Wire Editing section). If the validVias includes the contact layer, it will connect from metal1 down into diffusion and hence under the transistor and up the other side (remember that mark net simply looks at the shapes - it doesn't have much intelligence).

    You can stop this either by picking a constraint group which doesn't traverse into the diffusion/active/oxide/OD layer in the validVias/validLayers constraints, or by hitting F3 once you start Mark Net, and changing the "Via Layers used by Mark Net" to "Select Via Layers" and disabling the contact between the diffusion and metal1.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 15 years ago

    Maven,

    It is working, just working more than you want it to ;-)

    It will be using the currently active validVias constraint in the constraint group defined in Options->Editor (in the Wire Editing section). If the validVias includes the contact layer, it will connect from metal1 down into diffusion and hence under the transistor and up the other side (remember that mark net simply looks at the shapes - it doesn't have much intelligence).

    You can stop this either by picking a constraint group which doesn't traverse into the diffusion/active/oxide/OD layer in the validVias/validLayers constraints, or by hitting F3 once you start Mark Net, and changing the "Via Layers used by Mark Net" to "Select Via Layers" and disabling the contact between the diffusion and metal1.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information