• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How to use Verilog transistor model in Spectre (Cadence...

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 13651
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to use Verilog transistor model in Spectre (Cadence 6.1.3)

wookah
wookah over 15 years ago

Hi,

for acedemic purposes I would like to use a custom made level 1 MOS transistor model in my Spectre simulations (I am using Cadence 6.1.3). In my opinion using a verilog-a transistor model is a good solution for this, because I can adjust the transistor behaviour on equation level or is there a better way?

In order to do so I built a very simple test schenmatic and used the given "mos_level1" verilog cellview from the "ahdlLib" library inside the schematic.See the following picture:

img5.imageshack.us/.../

Then I start ADE L and set up an DC analysis (with Vds as sweep variable) and a parametric analysis to sweep Vgs. But when I start the parametric analysis I get the following error message:

Begin Incremental Netlisting Feb  5 16:17:04 2010
ERROR (OSSHNL-116): Unable to descend into any of the views defined in the view list, 'spectre cmos_sch schematic', for the
instance 'I0' in cell 'HighDimensionalVCO1'. Either add one of these views to the library 'ahdlLib',
cell 'mos_level1' or modify the view list to contain an existing view.
 
End netlisting Feb  5 16:17:04 2010
ERROR (OSSHNL): Error(s) found during netlisting. The netlist may be corrupt
or may not be produced at all.
To generate correct netlist, fix the errors and re-netlist.
Simulation unsuccessful during parametric sweep
Stopping parametric simulation

I have never worked with verilog models in Spectre before. Maybe this is not the right way to use a Verilog model in the Spectre simulator. I am glad for any help...

Thanks in advance
Jan

 

 

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 15 years ago

    Hi Jan,

    In ADE, in Setup->Environment, you need to make sure that "veriloga" is in the Switch View List. In fact it's odd that it isn't because normally it would be there by default.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information