• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How to suppress Spectre simulation for digital design?

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 126
  • Views 13448
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to suppress Spectre simulation for digital design?

Shengkui Gao
Shengkui Gao over 15 years ago
I am using Cadence 6.1.2 and NCSU_analog_parts library to do digital design. When I use spectre to simulate my circuit, it costs a long time (40 minutes at least) and a large file generated (more than 15MB). So I'd like to know how to suppress the simulation of Spectre? Because I think it may do the full calculation for each part of my circuit. And do someone know how to set spectre to do the digital simulation directly? Now I have to generate the analog waveforms for each bits of my output and then use analog2digital function to transmit it to digital waveforms, then bus them... I am really a beginner in using Cadence 6 and Spectre, I used to use cadence 5 and generate to Hspice netlist, then go to use HPSICE or NANOSIM to do the simulation. Now the NCSU libraries does not support HSPICED models using in Cadence 6, I have to use spectre........
  • Cancel
Parents
  • Quek
    Quek over 15 years ago

    Hi Shengkui

    Do you mean that you would like to use spectre to simulate verilog/vhdl blocks? Actually spectre is unable to do this. It is only meant for analog/RF simulations. For mixed-signal simulations, please use our AMS Designer simulator. I am guessing that "suppress the simulation of Spectre" means to "reduce simulation time". In ADE-L form, please go to "Setup->High Performance Simulation". For "Simulation Performance Mode", you can choose either "Turbo" or "APS" to speed up your simulation. Please note that you will need the appropriate licenses in other to use these modes.

    Please note that for AMS Designer, you will need to install INCISIV package.

    Best regards
    Quek

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Quek
    Quek over 15 years ago

    Hi Shengkui

    Do you mean that you would like to use spectre to simulate verilog/vhdl blocks? Actually spectre is unable to do this. It is only meant for analog/RF simulations. For mixed-signal simulations, please use our AMS Designer simulator. I am guessing that "suppress the simulation of Spectre" means to "reduce simulation time". In ADE-L form, please go to "Setup->High Performance Simulation". For "Simulation Performance Mode", you can choose either "Turbo" or "APS" to speed up your simulation. Please note that you will need the appropriate licenses in other to use these modes.

    Please note that for AMS Designer, you will need to install INCISIV package.

    Best regards
    Quek

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information