Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 15096
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Problem with SepctreHDL and ahdl.def

riccart

Hi everyone,

Does anyone can help me to fix this problem.

I am trying to simulate my A2D and I am using the verilog file ''dac_10bit_ideal'' and ''sah_ideal''  from library ''ahdlLib'', but I have this Error.

FATAL (VACOMP-2095): File 'ahdl.def' does not appear to be a valid

Verilog-A file. In previous releases, 'ahdl.def' was a typical file name
for the SpectreHDL view of a component in the Virtuoso Analog Design Environment
but the software no longer supports SpectreHDL.

Thanks for your help !!
Parents

  • SpectreHDL has been obsolete for many years now, and eventually MMSIM dropped support for altogether (to avoid having to maintain the obsolete code).

    Use the veriloga views in ahdlLib instead of the ahdl views. That will work - and will have worked for many, many, years.

    Regards,

    Andrew.

Reply

  • SpectreHDL has been obsolete for many years now, and eventually MMSIM dropped support for altogether (to avoid having to maintain the obsolete code).

    Use the veriloga views in ahdlLib instead of the ahdl views. That will work - and will have worked for many, many, years.

    Regards,

    Andrew.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.