Stats

  • Locked Locked
  • Replies 4
  • Subscribers 125
  • Views 15280
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Problem with Virtuoso_Layout_Suite_L

Shanthan

Hi,

I'm a new user of the forums

This is the problem I have at the moment:

I got some license warning for virtuoso layout editor

*WARNING* (icLic-3) Could not get license Virtuoso_Layout_Suite_L
*WARNING* (icLic-21) License Virtuoso_Layout_Suite_L ("95300") is not available to run Layout-L.
Trying to check out the license Virtuoso_Layout_Suite_XL ("95310") instead.
*WARNING* (icLic-3) Could not get license Virtuoso_Layout_Suite_XL
*WARNING* (icLic-21) License Virtuoso_Layout_Suite_XL ("95310") is not available to run Layout-L.
Trying to check out the license Virtuoso_Layout_Suite_GXL ("95320") instead

And when the layout opens, i can see the viruoso screen but cannot use pcells.

*WARNING* (DB-220704): The Pcell super master: NCSU_TechLib_FreePDK45/nmos_vtl/layout is not a SKILL super master.
                       The usage of non-SKILL Pcells in Virtuoso is not a supported feature.

If i ignore this warning and try to select the Pcells then cadence crashes.

Please help to fix this problem

Parents

  •  Hi,

    In the installation there is a "gpdk" - a generic PDK, and this contains PCells for nmos/pmos devices.  Simply add something like the following to your cds.lib to use the gpdk:

    define gpdk $(inst_root_with:tools/dfII/bin/virtuoso)/tools/dfII/samples/tutorials/abstract/pdk/gpdk

    Copy the display.drf file from the "abstract" directory listed above (you can use something like "cds_root virtuoso" to supply the root of the installation).  Create a new library and attach the gpdk technology to it; create an inverter design in a cellview in your new library using the nmos/pmos devices from the gpdk library. I've not tried to simulate such a design, however, and I don't know if the simulator models are defined for these transistors. These devices are SKILL Pcells.

    I hope this helps you!

    Regards,

    Lawrence.

Reply

  •  Hi,

    In the installation there is a "gpdk" - a generic PDK, and this contains PCells for nmos/pmos devices.  Simply add something like the following to your cds.lib to use the gpdk:

    define gpdk $(inst_root_with:tools/dfII/bin/virtuoso)/tools/dfII/samples/tutorials/abstract/pdk/gpdk

    Copy the display.drf file from the "abstract" directory listed above (you can use something like "cds_root virtuoso" to supply the root of the installation).  Create a new library and attach the gpdk technology to it; create an inverter design in a cellview in your new library using the nmos/pmos devices from the gpdk library. I've not tried to simulate such a design, however, and I don't know if the simulator models are defined for these transistors. These devices are SKILL Pcells.

    I hope this helps you!

    Regards,

    Lawrence.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.