• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. MOS capacitances

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 125
  • Views 14474
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

MOS capacitances

flying
flying over 15 years ago

After simulating one MOS transistor, the Results will provide ids and 16 intrinsic caps like cgs and cgd.

I feel strang 'cause they are all negative.

please help me to figure it out!

  • Cancel
Parents
  • flying
    flying over 15 years ago

     In most of the analytical transistor models, the capacitance is the derivative of terminal charge to corresponding voltages.

    If I sweep the Vds and Vgs for one transistor, then I can get the 2D cap (like Cgs and Cgd) tables with respect to different Vgs and Vds. 

    Normally the MOS transistor can be modeled as a current source and those intrinsic caps, In spectre/Spice, the terminal charge is used in MNA equations. The compact form is dQ(V)/dt + I (V)=0. since Q=CV, the equation can be write as d(CV)/dt+I(V)=0. So if I can get the cap value then simulation still can work.

    I read some papers about table-based transistor model and corresponding simulators, the caps are modeled either by analytical expressions or charge tables, no cap tabless.could you explain it to me? I really feel confused.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • flying
    flying over 15 years ago

     In most of the analytical transistor models, the capacitance is the derivative of terminal charge to corresponding voltages.

    If I sweep the Vds and Vgs for one transistor, then I can get the 2D cap (like Cgs and Cgd) tables with respect to different Vgs and Vds. 

    Normally the MOS transistor can be modeled as a current source and those intrinsic caps, In spectre/Spice, the terminal charge is used in MNA equations. The compact form is dQ(V)/dt + I (V)=0. since Q=CV, the equation can be write as d(CV)/dt+I(V)=0. So if I can get the cap value then simulation still can work.

    I read some papers about table-based transistor model and corresponding simulators, the caps are modeled either by analytical expressions or charge tables, no cap tabless.could you explain it to me? I really feel confused.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information