• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How to generate LEF and lib files from Vituoso

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 16935
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to generate LEF and lib files from Vituoso

Greatrebel
Greatrebel over 15 years ago

Hi All,

 We are designing a chip which includes a mixed signal macro. We need to generate lef and lib files for the MS macro from Vituoso, so that we can integrate the MS macro into our P&R design in Encounter. Does anyone know how to generate lef and lib files from Vituoso?

 Thanks in advance

 

 

 

  • Cancel
  • Alex Soyer
    Alex Soyer over 15 years ago

    Hello Greatrebel,

    You could use the 'Abstract Generator' tool from which you could generate an abstract and then export the LEF from Virtuoso.

    Generating a .lib file is very hard we have some tools but I'm not right guy to help.

    We have ELC and DCM (Spectre MDL) and you could ask teh simulation guy.

    If you are on Open Access Virtuos 6.1.2 and newer you could read directly the data into Encounterby giving the library for the reference cells and Encounter could generate an abstract on the fly but withvery limited set of information (no antenna and no detailed obstructions).

    Could you please tell me what is in your analog macro block that you would liek to consider in term of timing ?

    Maybe there is an other way than creating a .lib.

    Thanks,

    Alex

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Greatrebel
    Greatrebel over 15 years ago

     Hi Alex,

     Thank you very much for your reply. Actually I wrote a post in Digital implementation forum.Please see /forums/p/15744/62235.aspx#62235

    Kari replied to that post, saying I need lef and lib for the MS macro in order to integrate this macro into our chip P&R design in Encounter. Today I talked to my colleage who is in charge of the MS design and said we do not need to connect the MS macro to the digital part of the chip. It means this MS macro is independent component in the chip. For that reason, I am wondering whether only lef is enough to integrate the MS macro into our chip.

     Thanks again

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Alex Soyer
    Alex Soyer over 15 years ago

     Hi,

    You assumption is correct if you don't need to do timing extraction on the nets connected to the MS macro then just the LEF is needed.

    Thanks,

    Alex

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information