• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Clock Tree Spice Netlist

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 12725
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Clock Tree Spice Netlist

NigH
NigH over 15 years ago

Hello Everyone,


I have generated the clock tree spice netlist from Encounter for min,max and typ but the problem from here is my lack of simulation experience.

I know I can use Hspice to run a simulation to probe the clock tree to find out the resulting delays but can anyone point me where I need to start or spread the knowledge about where to go after one has generated the clock tree spice netlist and maybe about running the simulations themselves?


Many Thanks
Nigel 
  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information