Stats

Locked Locked
Replies 0
Subscribers 125
Views 12648
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

amsdesigner with Systemverilog

Hallo,

We are wanting to use a Sytemverilog written testbench to stimulate and check the mixed signal simulation using amsdesigner.

I seem to remember reading that amsdesigner doesn't recognise all Systemverilog constructs. Am I remebering this correctly, as I can't find any reference in the amsdesigner user guide, just information on port and wire bindings.

Many thanks

Adam

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.