• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Running APS with VerilogA and bsource modules

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 125
  • Views 15013
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Running APS with VerilogA and bsource modules

fomin
fomin over 15 years ago

In Virtuoso Accelerated Parallel Simulator User Gide I found the following statement:

When running APS, the VERILOGA and BSOURCE modules are forced to be compiled. Because of this, setting the value CDS_ADHLCMI_ENABLE NO has no effect. Also, the command line arguments -ahdlcom and -bsrccom don't produce any result.

Does that mean APS doesn't support VERILOGA and BSOURCE modules? Some foundries use BSOURCE for resistor models. (TSMC 0.18u, for example) 

 

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 15 years ago
    No, it means that veriloga and bsource components are always compiled. Since the purpose of compilation is to make the simulation faster, it would be a bit odd to use APS (which is intended to be an optimised, fast, accurate simulator) and not take advantage of model compilation.

    I'm not sure how you could read this statement and come to the conclusion that veriloga and bsource are not supported!

    Regards,

    Andrew
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 15 years ago
    No, it means that veriloga and bsource components are always compiled. Since the purpose of compilation is to make the simulation faster, it would be a bit odd to use APS (which is intended to be an optimised, fast, accurate simulator) and not take advantage of model compilation.

    I'm not sure how you could read this statement and come to the conclusion that veriloga and bsource are not supported!

    Regards,

    Andrew
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information