• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Exporting Verilog netlist from Virtuoso Schematics

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 19379
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Exporting Verilog netlist from Virtuoso Schematics

mingfatty
mingfatty over 15 years ago
Hi Folks, I am using Virtuoso 5.1.41 to perform my simulation (delay, power and etc) and hoping to export the end design in Verilog form so that i ca use encounter to do the place and route for me. I could not find the option in the virtuoso and please kindly help on this issue. Many thanks in advance. Best regards, Ming Fatt
  • Cancel
  • Andrew Beckett
    Andrew Beckett over 15 years ago

    Tools->Verilog Integration->NC Verilog (in the CIW).

    There's a similar menu under Tools from the schematic. 

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information