Stats

  • Locked Locked
  • Replies 14
  • Subscribers 127
  • Views 19700
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Open Instance connections Assura LVS error

jdgriggs
Simple inverter as a Ring Oscillator Design is DRC clean but the Assura LVS brings up Nets Mismatch Tool...Open Instance Connections...

I've tried severval ways to remove error but to no avail.  Any insight will be appreciated.

attach are the screen shot
Parents

  • Here is the lvs file 

     

     

    *******************************************************************************

    ****** 5_ring_oscillator_1 schematic Ring_Oscillator_inv_sch_1 <vs> 5_ring_oscillator_1 layout Ring_Oscillator_inv_sch_1

    *******************************************************************************

     

    Pre-expand Statistics

    ====================== Original

    Cell/Device schematic layout

    (inverter schematic Ring_Oscillat...) Cell 5 5

    (buffer schematic Ring_Oscillator...) Cell 1 1

    (bufferx2 schematic Ring_Oscillat...) Cell 1 1

    (mosvar) Generic 1 1

    ------ ------

    Total 8 8

    Filter Statistics

    ================= Original Filtered

    Cell/Device schematic layout schematic layout

    (buffer) Cell 1 1 1 1

    (bufferx2) Cell 1 1 1 1

    (inverter) Cell 5 5 5 5

    (mosvar) Generic 0 0 0 0

    (mosvar_m0) Generic 1 1 1 1

    Reduce Statistics

    ================= Filtered Reduced

    Cell/Device schematic layout schematic layout

    (buffer) Cell 1 1 1 1

    (bufferx2) Cell 1 1 1 1

    (inverter) Cell 5 5 5 5

    (mosvar) Generic 0 0 0 0

    (mosvar_m0) Generic 1 1 1 1

    Match Statistics

    ================ Total Unmatched

    Cell/Device schematic layout schematic layout

    (buffer) Cell 1 1 0 0

    (bufferx2) Cell 1 1 0 0

    (inverter) Cell 5 5 0 0

    (mosvar) Generic 0 0 0 0

    (mosvar_m0) Generic 1 1 0 0

    ------ ------ ------ ------

    Total 8 8 0 0

    Match Statistics for Nets 12 12 0 0

    ==========================================================[5_ring_oscillator_1]

    ====== Open Instance Connections ==============================================

    ===============================================================================

    Layout net: |I25/vdd should connect to:

    L |I25/avC7

    Layout net: |I23/vdd should connect to:

    L |I23/avC7

    　

    ==========================================================[5_ring_oscillator_1]

    ====== Summary of Errors ======================================================

    ===============================================================================

    Schematic Layout Error Type

    --------- ------ ----------

    - 2 Open Instance Connections

    　

Reply

  • Here is the lvs file 

     

     

    *******************************************************************************

    ****** 5_ring_oscillator_1 schematic Ring_Oscillator_inv_sch_1 <vs> 5_ring_oscillator_1 layout Ring_Oscillator_inv_sch_1

    *******************************************************************************

     

    Pre-expand Statistics

    ====================== Original

    Cell/Device schematic layout

    (inverter schematic Ring_Oscillat...) Cell 5 5

    (buffer schematic Ring_Oscillator...) Cell 1 1

    (bufferx2 schematic Ring_Oscillat...) Cell 1 1

    (mosvar) Generic 1 1

    ------ ------

    Total 8 8

    Filter Statistics

    ================= Original Filtered

    Cell/Device schematic layout schematic layout

    (buffer) Cell 1 1 1 1

    (bufferx2) Cell 1 1 1 1

    (inverter) Cell 5 5 5 5

    (mosvar) Generic 0 0 0 0

    (mosvar_m0) Generic 1 1 1 1

    Reduce Statistics

    ================= Filtered Reduced

    Cell/Device schematic layout schematic layout

    (buffer) Cell 1 1 1 1

    (bufferx2) Cell 1 1 1 1

    (inverter) Cell 5 5 5 5

    (mosvar) Generic 0 0 0 0

    (mosvar_m0) Generic 1 1 1 1

    Match Statistics

    ================ Total Unmatched

    Cell/Device schematic layout schematic layout

    (buffer) Cell 1 1 0 0

    (bufferx2) Cell 1 1 0 0

    (inverter) Cell 5 5 0 0

    (mosvar) Generic 0 0 0 0

    (mosvar_m0) Generic 1 1 0 0

    ------ ------ ------ ------

    Total 8 8 0 0

    Match Statistics for Nets 12 12 0 0

    ==========================================================[5_ring_oscillator_1]

    ====== Open Instance Connections ==============================================

    ===============================================================================

    Layout net: |I25/vdd should connect to:

    L |I25/avC7

    Layout net: |I23/vdd should connect to:

    L |I23/avC7

    　

    ==========================================================[5_ring_oscillator_1]

    ====== Summary of Errors ======================================================

    ===============================================================================

    Schematic Layout Error Type

    --------- ------ ----------

    - 2 Open Instance Connections

    　

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.