• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Assura 4.1 Error Report and Probing

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 126
  • Views 13968
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Assura 4.1 Error Report and Probing

baenisch
baenisch over 14 years ago

Hi all,

Up to now I have used Assura 3.0/3.1 for LVS and I was used to use the "Error Report" for probing problematic

nets and devices. In fact this worked much better for me than the LVS Debug Enviroment. Now I have my first

contact with Assura 4.1 and as it seems there is not probing capability in the "Error Report"-Window anymore 

This means that I have to deal with this <censored> LVS Debug Enviroment now, and I still hate it

 

Is there any possibily to get my beloved old "Error Report" probing flow back ?

 

Best Regards

 

Andi

 

  • Cancel
Parents
  • Quek
    Quek over 14 years ago

    Hi Andi

    No problem, you can give it a try when you are free. For your information, we have the following exciting features in the coming PVS10.1 which will be released this month:

    a. HyperDebuger: Converts a layout into a hierarchical schematic for easier LVS debugging

    b. fastXor: Performs xor on 2 databases with an automatically generated rules file. Unlike Assura which requires drc rules file for the generation of an xor rules file, fastXor will not require any rules input. It will automatically generate the required rules file based on the input databases.

    c. Viewing of drc errors in IC61 Annotation Browser

    d. Strong multi-machine/multi-cpu distribution capabilities


    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Quek
    Quek over 14 years ago

    Hi Andi

    No problem, you can give it a try when you are free. For your information, we have the following exciting features in the coming PVS10.1 which will be released this month:

    a. HyperDebuger: Converts a layout into a hierarchical schematic for easier LVS debugging

    b. fastXor: Performs xor on 2 databases with an automatically generated rules file. Unlike Assura which requires drc rules file for the generation of an xor rules file, fastXor will not require any rules input. It will automatically generate the required rules file based on the input databases.

    c. Viewing of drc errors in IC61 Annotation Browser

    d. Strong multi-machine/multi-cpu distribution capabilities


    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information