• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. PSS simulation

Stats

  • Locked Locked
  • Replies 13
  • Subscribers 135
  • Views 34010
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

PSS simulation

svilen
svilen over 15 years ago

 Hi,

 

I'm trying to run pss and pnoise simulations on a switched capacitor circuit. The only periodic voltage source in the circuit is a clock but the problem is that switching and sampling doesn't happen on the clock. It clocks a logic that produces waveforms which control sampling and switching in the circuit. When I run the pss, although I specify the beat frequency to be the frequency of the actual sampling signal it seems that the simulator still detects the clock stimuli (which is pwlf source) and I have the feeling it periodizes the analysis with repect to the clock, not to the actual sampling waveform.

Is there anyway to trick the simulator not to take the clock but the logic signal that acrually does the sampling? I can not remove the logic block that's being clocked or substitute the sampling signal with a voltage source.

Thanks

  • Cancel

Top Replies

  • Andrew Beckett
    Andrew Beckett over 7 years ago in reply to JackieTheBanan +2
    JackieTheBanan said: I am a foolish student as can easily be obtained from my user alias. : ) This is the best post I've seen on the forums - it made me laugh out loud (much to the amusement of my colleagues…
  • svilen
    svilen over 15 years ago +1
    Hi Andrew, Thanks for your reply. The clock is not doing the sampling. Clock is 1.2GHz and clocks a logic which based on it and on an asynchronous input generates a signal, periodic in its nature, which…
  • Andrew Beckett
    Andrew Beckett over 15 years ago +1
    OK, I've set something simple up to show the problem you're seeing - in order to illustrate it. I have this as a netlist: // parameters fsamp=27.918M vpwl (pwl 0) vsource type=pwl file="clock.pwl…
  • Tawna
    Tawna over 7 years ago in reply to JackieTheBanan

    LOL!  I'm right there with Andrew.  You definitely win the prize for Best Post Ever, JackieTheBanan!   

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
  • JackieTheBanan
    JackieTheBanan over 7 years ago in reply to Andrew Beckett

    Thank you so much Beckett! Your work in the community forums has been of the utmost use for us! We would never pass this course without your help. You are the best, a hero in our eyes!

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • JackieTheBanan
    JackieTheBanan over 7 years ago in reply to Andrew Beckett

    Much love from:

    Mikael Henriksson, Meng Wang, Christoffer Hejdström, William Thelin, Tianxu Yue and Syad Muhammad Askar.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
<

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information