Stats

Locked Locked
Replies 0
Subscribers 125
Views 13207
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Verilog Import

Dear ALL,

The digital part of the chip has a verilog netlist. The power and ground ports are not global but the standard cells have global power and ground ports (VDD! and VSS!). What should I do to make the output schematic connect the internal VDD! and VSS! to the output vdd and gnd ports (let their names be clkgen_vdd clkgen_gnd)?

Also the verilog netlist has input busses defined as: "\in<1>", but when it is imported it define the port as "in#3c1#3e". Is there an option to overcome this worng translation?

Thanks and Best Regards,

Mohamed Samir

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.