Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 13291
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

IC6.1.4 cds_thru netlist problem

TjaartOpperman
I have a schematic in IC6.1.4 that uses two cds_thru instances. These two instances connect a single node to two output pins. When I neltist the schematic using CDL Out, the one cds_thru is replaced by a short circuit, and the other by a 100m resistor. Although this is not consistent, my design wiil still pass LVS. However, when I instance a symbol of that schematic onto a higher level, I find that the 100m resistor is now replaced by an open circuit. I've tested the same design in older versions of Virtuoso, and I did not see this problem. I've also made a small schematic in IC6.1.4, using only Cadence libraries and I see the exact same problem. Have you seen this before? Do you have any suggestions on a workaround?
Parents Reply Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.