• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. setting for auto via to place vias despite existing cut...

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 14312
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

setting for auto via to place vias despite existing cut shapes

linbo
linbo over 14 years ago

 It seems 6.1.x is getting more and more like Microsoft and Windows, trying to "help" us in ways that we don't neccessarily need help.  OK, here's another request...

 

When I have the via placement form "Create Via" set to "Auto"  the tool won't let me place the via cell if there are already via cells (of the same intended type) existing in the area. 

 

How do I turn this functionality "off," meaning, I want to place the vias anyway.

  • Cancel
Parents
  • linbo
    linbo over 14 years ago
    Hi Andrew,

     

    Of course that would create drc errors.  My intention is to not leave the vias there but to get the basic number in height and reduce the number in width.  e.g.

    I have a small patch of (two wide) vias in many sub cells that I need to leave alone between m5 (vertical) and m6 (horizontal).  In the particular placements of these cells I need to beef up the vertical segment for current by placing an m7 on top of the m5 and so I add the m7 and another piece of m6 vertically.  Yes, I’ll get the m5/m6 vias clobbering the sub cells but if I can just get the vertical placement I can reduce the width count so that the vias are drc correct.  The final via size that fits correctly is 257X10.  The tool would have placed 257X12. 

     

    Because the tool won’t let me just put the vias down I have to painstakingly place first, um, let’s see, maybe 100 vias by 8, no, no, bigger.  Um, 200 vias by 10.  Ok, now the width of 10 is ok but we still need more in the height.  Well how about 300.  Nope, too big.  250?  Better but not the max.  260?  Nope, ok how about 255.  Yes!  Oh but now I’d like them centered and maybe I could fit 11 in.   You get the idea?

     

    This used to work in 5.x and would have taken two steps not fifteen.  This was why I made the comment about Cadence getting more like Microsoft.

     

    Thanks,

    --lin

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • linbo
    linbo over 14 years ago
    Hi Andrew,

     

    Of course that would create drc errors.  My intention is to not leave the vias there but to get the basic number in height and reduce the number in width.  e.g.

    I have a small patch of (two wide) vias in many sub cells that I need to leave alone between m5 (vertical) and m6 (horizontal).  In the particular placements of these cells I need to beef up the vertical segment for current by placing an m7 on top of the m5 and so I add the m7 and another piece of m6 vertically.  Yes, I’ll get the m5/m6 vias clobbering the sub cells but if I can just get the vertical placement I can reduce the width count so that the vias are drc correct.  The final via size that fits correctly is 257X10.  The tool would have placed 257X12. 

     

    Because the tool won’t let me just put the vias down I have to painstakingly place first, um, let’s see, maybe 100 vias by 8, no, no, bigger.  Um, 200 vias by 10.  Ok, now the width of 10 is ok but we still need more in the height.  Well how about 300.  Nope, too big.  250?  Better but not the max.  260?  Nope, ok how about 255.  Yes!  Oh but now I’d like them centered and maybe I could fit 11 in.   You get the idea?

     

    This used to work in 5.x and would have taken two steps not fifteen.  This was why I made the comment about Cadence getting more like Microsoft.

     

    Thanks,

    --lin

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information