• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. plot graph for quality factor and capacitance vs freque...

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 130
  • Views 18917
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

plot graph for quality factor and capacitance vs frequency

manjeet0000
manjeet0000 over 14 years ago

 Hello

I am working on LC VCO.I am using cadence 0.18 um and  I tried to simulate the vermis_18f component (varactor) in 0.18 um in cadence spectre. i have done connections using port 1 connected to one side (assuming it as gate) and port to the other pin of the component with body also shorted to this pin ( i suppose that body=source= drain are connected). am i correctly doing this?

i was able to plot waveforms for Z11 parameter real part and imaginary part.

1) As Q= Im(Z)/Re(Z)  ,but i am not able to plot it as waveform using calculator.Please help me regading this

2) Also how to plot c-vgs curve in spectre??

Thanks in advance

manjeet






thanks
manjeet 

  • Cancel
  • ninjaa
    ninjaa over 14 years ago

     Hi,

       There how you can do it simply

    1 ) Connect a port to varacter and set DC voltage inside the port to Vdd

    2) Run sp analysis with Vdd set to some value

    3)The imag(Y11)/2*pi*f is your varacter capacitance at that paricular Vdd and frequency

    4) Now sweep Vdd

    5) Go to calculator get the expression like  (value(imag(yp(1 1 ?result "sp")) 1e+09) / (2 * 3.1415 * 1e+09)) . You can use your own desired frequency.

    6)Press plot button

    7) For diode or MOS varacter  you get its characteristic CV curve curve

     

     

    Verification:

      Connect an ideal cap of 1 pF and repeat the same for comparison but offcourse without Vdd.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information