• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. NC-Verilog netlister setttings to output single netlist...

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 14636
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

NC-Verilog netlister setttings to output single netlist (not hierarchy-ihnl/ based)

jagarcia85
jagarcia85 over 14 years ago
Hi there,

Apologies if this had been posted already.

I have been successful at generating a single, plain Verilog netlist from a config view (including verilog, functional, schematics, etc. views) in the past.
Now, for a different project, I am in need for the same thing and the netlister keeps yielding an ihnl-based netlist.
Before it did as well, but it would create a single netlist file besides the ihnl dir structure... now I can only get it to produce the ihnl ones, not the single file.

Is there a swtich or setup I am missing, or a script, procedure to follow to obtain a plain single netlist?  
Thanks in advance!
  • Cancel
  • Andrew Beckett
    Andrew Beckett over 14 years ago

    This is covered in Solution 1839821

    Put vlogifCompatibilityMode="4.0" in your .simrc file (e.g. working dir) or even by typing it in the CIW, before creating the netlist in the interface.

    Best Regards,

    Andrew

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • initialz23
    initialz23 over 11 years ago

     Hi Andrew,

    I used your command and NC Verilog is able to generate a single netlist. However, I have some cells that used in my schematic are from a library called TSMC, which is not refered in NC.Therefore, the generated netlist includes some modules that no verilog simulators can compile through. Could you please tell me how to refer a library in the NC verilog environment so the generated netlist will be completely flatten? I'm using Virtuoso 6.1.5

    Thank you very much!

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    I don't understand your question. What do you mean "the generated netlist includes some modules that no verilog simulators can compile through"? If no verilog simulator can compile it, doesn't that mean that it's incorrect syntax? I also don't know what you mean by "Is not refered in NC".

    Please clarify your question!

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information