• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Connectivity Mark Net for temporary layers

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 13443
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Connectivity Mark Net for temporary layers

mvalery
mvalery over 14 years ago
I'm creating a temporary layer on the fly if a user wants to combine layer stackups for EM simulation. As an example M7 anded with M8 that enclose V7 will create a temporary LSW layer M7_M8. I've been trying different technology file skill commands to create the correct connectivity between the new layer and the old: M7 or M8 butting M7_M8 is a connection. Using techSetEquivLayer it works a little: techSetEquivLayer(techId list("M8" "M7_M8")) techSetEquivLayer(techId list("M7" "M7_M8")) Connectivity->Mark->Net, click on a M7_M8 fig, and it marks correctly. Connectivity->Mark->Net, click on a M8 fig, marks stop at the M7_M8 fig. If I create two M7_M8 figs that overlap, Connectivity->Mark->Net, click on a M7_M8 fig, mark stops at the clicked fig. Any answers or guess are appreciated. Thanks, Mark
  • Cancel
  • skillUser
    skillUser over 14 years ago

     Hi Mark,

    I don't know which version you are using, and this could have a bearing on the answer. However, in both IC5141 and IC61x versions the Mark Net command has an Options form (F3 if the form is not shown) - and both have an option "Via Layers used by Mark Net" - Select Via Layers. Perhaps you can play with this to get the desired results?

    Hoping it helps,

    Lawrence.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • mvalery
    mvalery over 14 years ago
    Lawrence, I'm using IC614. "Vias layers used by Mark Net" gives me a list of defined vias to enable or disable. There are no defined vias for this temporary layer. Connectivity is only through the butting of the metals layers that the combined metal layer was made from. I removed the EquivLayer settings: techSetEquivLayers( techFileID list()) Added temporary layer "aa" as via: Vaa_ID=techCreateStdViaDef(techFileID "Vaa" "Metal7" "Metal8" list("aa" 0.36 0.36) list(1 1 list(0.36 0.36)) list(0.08 0.08) list(0.1 0.1) list(0.0 0.0) list(0.0 0.0) list(0.0 0.0)) Now M7 butting aa butting M8 works. M8 butting aa butting M8 does not because a valid via connection was not made. Is there something I'm missing in the tech file that would enable this temporary layer "aa" to have connectivity to another "aa" figure that it overlaps? If I have 2 M8 figures that overlap, do Connectivity->mark->Net and click on one of them, they both hilight. This fails for the temp layer. Thanks, Mark
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information