• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Exporting files

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 130
  • Views 15219
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Exporting files

EveBell
EveBell over 14 years ago

Hello,

Is it possible to export my spectre netlist file generated from my schematic into another environment so that I could use it as an input file for matlab and visual c++?

Thx!

  • Cancel
Parents
  • EveBell
    EveBell over 14 years ago

    Thank you for your assistance. I did notice that could use Matlab. I want write code that will take the netlist file and scan through it to extract certian details about the circuit which would help compare how different inputs effect the power dissipation. I was thinking about using encounter to do this but I'm using dynamic logic circuits. Therefore, I plan to use virtuouso for schematics and layout. If encounter can use my verilog netlist to calculate power dissipation that would be great. I was just under the impression that encounter uses the verilog file to generate a layout with static logic gates, am I wrong?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • EveBell
    EveBell over 14 years ago

    Thank you for your assistance. I did notice that could use Matlab. I want write code that will take the netlist file and scan through it to extract certian details about the circuit which would help compare how different inputs effect the power dissipation. I was thinking about using encounter to do this but I'm using dynamic logic circuits. Therefore, I plan to use virtuouso for schematics and layout. If encounter can use my verilog netlist to calculate power dissipation that would be great. I was just under the impression that encounter uses the verilog file to generate a layout with static logic gates, am I wrong?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information