Stats

Locked Locked
Replies 1
Subscribers 125
Views 13796
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Calculation of Sub Threshold and Gate Leakage Power

Dear Sir, I am working on 6t SRAM cell and want to calculate Sub Threshold and Gate Leakage power of that. So please help me and tell me the steps to calculate the sub threshold and gate leakage power.

Quek over 14 years ago

Hi Shyam Akashe

Perhaps you might want to refer to this IEEE paper (I googled and found it):

An Effective Approach For Subthreshold And Gate Leakage Power Estimation of SRAM

This link also contains info on leakage power calculation:

Actually this forum is more for discussions on tool usage. I think perhaps you can get better answers if you post your question on the Designer's Forum.

Best regards
Quek
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.