• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Layout of Enclosed Gate Transistors (EGTs or ELTs)

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 126
  • Views 13487
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Layout of Enclosed Gate Transistors (EGTs or ELTs)

bnugent
bnugent over 14 years ago

 Hello,

 I'm designing an enclosed layout transistor but can not pass both DRC and LVS.

I'm running IBM's PDK cmrf7sf V1.8.0.6 ML, out of virtuoso rev 6.1.4, and my simulator is Assura.

Does anyone have any experience in getting a ELT to pass DRC and LVS in this process? Any help would be greatly appreciated

 

Brian

  • Cancel
Parents
  • Quek
    Quek over 14 years ago

    Hi Brian

    Hope that you do not mind the following the following minor correction:

    "my simulator is Assura" -> "my verification tool is Assura". : )

    Actually it would be best to contact your local Cadence support for this issue as I think a proper testcase is needed for the troubleshooting. If you have any difficulty in get official Cadence support, please upload the following files in the Assura run directory:

    yourDesign.cls
    yourDesign.log
    yourDesign.erc
    yourDesign.cfr (if it exists)

    Thanks
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Quek
    Quek over 14 years ago

    Hi Brian

    Hope that you do not mind the following the following minor correction:

    "my simulator is Assura" -> "my verification tool is Assura". : )

    Actually it would be best to contact your local Cadence support for this issue as I think a proper testcase is needed for the troubleshooting. If you have any difficulty in get official Cadence support, please upload the following files in the Assura run directory:

    yourDesign.cls
    yourDesign.log
    yourDesign.erc
    yourDesign.cfr (if it exists)

    Thanks
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information