Stats

  • Locked Locked
  • Replies 4
  • Subscribers 126
  • Views 15316
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Problems to export CDL

Pobyms

I am trying to export the CDL of a mixed-signal block. In fact I want to run LVS with Calibre but the problem is in the CDL extraction.

If I use the "analog" netlisting mode I get some errors in the logic gates of the digital part. These gates use global supply and ground pins, I don't know if this can be a problem.

The errors I get are:

*Error* rexMatchp: argument #2 should be either a string or a symbol (type template = "tS") - nil
*Error*   in expression: ""1.8E-07"",  on CDF Parameter: L, AEL's message: lexical error: lexical error at or near """

 If I use the "digital" netlisting mode only for the digital part, everything seems to be OK. But this mode cannot be used for the total mixed-signal design since it reports problems with some resistors in the analog part:

Netlister: Can't find 'hnlCDLFormatInst' property for element

Any help to generate the netlist of the block?

PS1: Assura can generate the netlist without any problem. 

PS2: Is there any way to say to the netlist generator to connect VCC! to VCC and GND! to GND? They are connected in the layout and currently I am using a switch in assura to run LVS.  

 

 Thanks in advance

  • Hi Pobyms

    How about if you try netlisting mode "mixed"? I have not never tried this mode even though it exists. Might work for you. : )  You can also get a cdl netlist from Assura run directory as follows:

    terminal>vldbToCdl design.sdb > design.cdl

    OR

    terminal>vldbToCdl design.snn > design.cdl

    After generating the cdl netlist, you can add .CONNECT control cmds as follows to map VCC! to VCC and GND! to GND.

    .CONNECT VCC VCC!
    .CONNECT GND GND!

    Best regards
    Quek

  • Thank you very much for your help, Quek.

     In my version of Cadence (5.10.41?) the "mixed" option is not available. I will check the documentation again. I will try with the command to get the cdl from Assura. If I succeed with this I would be able to run the LVS with calibre using this netlist. It would be great.

     Anyway, I would like to do it with the export - CDL menu since Calibre uses it to generate the netlist and I want to run the LVS of a bigger design containing this mixed-signal block. In the worst case, I could generate the CDL from the assura netlist with the command you told me.

     

    Thanks. 

     


  • Hi Pobyms

    Or you can consider the even more simpler alternative of just getting LVS match using Assura. Assura is perfectly fine as a sign-off tool for LVS. Unlike DRC which might involve accuracy issues and hence might require specific tools, it is usually ok if you can get LVS match with any verification tool such as PVS, Assura or Calibre.

    Best regards
    Quek

  • Yes, I agree, Quek. But the final verification must be done with Calibre, it is a specifiation for the global design. I cannot change it.

    Regards,

     

    Pobyms 

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.