• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Netname problem

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 126
  • Views 12910
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Netname problem

banker
banker over 14 years ago

when I do the layout for dicecell ,I add metal1 pin on vdd,Then I find all the netnames  of metal1 dg on my layout is vdd!, so I couldnt add pin of gnd,cause it said it has short with vdd,so how can I do for this situation

  • Cancel
  • Marc Heise
    Marc Heise over 14 years ago

     Hello Mr. Banker,

     you probably have a short somewhere in your layout. If it is a small cell you might be able to spot
    it manually. If it is a large block things get more difficoult. I don't know what verification tool you are using
    but most have some kind of short detector tool. The  one in Assura works well and is easy to use.

    Kind regards,

    Marc

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information