Stats

  • Locked Locked
  • Replies 4
  • Subscribers 125
  • Views 13548
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Reducing space occupation of a simulation

Ueue

Dear all,

I have a final testbench with analog and digital circuits. The space occupation is too large for simulating it, even reducing the accuracy of the transient solver and selecting only few outputs to be saved. The digital circuits are optimized by myself and then I didn't use any tool for the synthesis of them. In this case, the mixed-signal simulations have to be executed as  normal transient simulations.

Is there a way to reduce the space occupation on the disk?

I don't need on the digital waveforms the precision required for the analog simulations. Is it possible to say to the tool that for some signals I want to write them on the disk only when a transition occurs?

Thanks a lot,

Stefano

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.