• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Parasitic annotation and simulation using the sbaLib de...

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 12817
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Parasitic annotation and simulation using the sbaLib devices

KMan2011
KMan2011 over 13 years ago

Hi all,

I'm trying to balance out some parasitic caps, but wanting to iteratively simulate the effects of adding and substratcing caps.

 I've placed sbaLib symbols in my schematic and the built an av_analog_extratced view based on those selected nets.  I undertsand you can avoid this by using the 'selected nets proper' option in the Assura RCX dialog box.

 However, my motivation for the painful way, is to be able to quickly switch on and off, parasitics without having to RCX the layout again and again. 

sbaLib caps have parameters for capacitance and initial values.  I can't find a manual on these devices, nor are they discussed on Google.  When backannotating, I placed these symbols on my schematic view and then refined the analog view to build the av_analog_extratced view.  However, when I switch the view back to schematic in my Hierarhy editor, I don't see an entry for any instance from the sbaLib, regardless of whether 'sbaLib is listed in the Global bindings Library list.  The netlist doesn't show it either.

 So what's the point of the capacitance parameter you can override in the 'query' form of the spcapacitor element?

If I want to quickly add capacitors to a net in the schematic, which has an assoicated extracted view, is there any way to link the 2 databases together (caps from the av_analog_extratced, and the addtional caps added in the schematic view).  OR override the extracted capacitance with a larger/smaller capacitance?

 Only other option that springs to mind is to have a separate version of my schematic, upon which I manually added all the parasitic caps as 'analogLib' elements, and then add more.  But that's a pain!

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information