• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Measuring loop gain of 6T SRAM during write operation

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 13806
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Measuring loop gain of 6T SRAM during write operation

Ivan13
Ivan13 over 13 years ago
Hi All I have measured loop gain of SRAM during hold operation (during hold it is just two inverters) for different initial conditions on two internal nodes ( Q and Q') and as expected, the two stable solutions will be with loop gain lower than 1. Loop gain is measured by putting AC source on one of the internal connections and measuring Vout/Vin of this AC source. DC operating point is secured by putting DC source with large inductance at two internal voltage Q and Q'. I tried to do the same for write operation which means to add 2 access transistors. I would expect to see only one solution (vdd,0) or (0, vdd) with loop gain
  • Cancel
  • Andrew Beckett
    Andrew Beckett over 13 years ago

    That's all very interesting, but did you have a question? Make sure you provide enough information when you ask your question to increase the likelihood of somebody being able to answer it.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Ivan13
    Ivan13 over 13 years ago
    Sorry, I wasn't clear. The title should be "How should I measure loop gain for write operation?" The results I get doesn't make sense, so my original question was how should I measure the loop gain Hope now it is clear Regards, Ivan
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 13 years ago

    You could try using spectre's stb analysis to measure the loop gain; you just need an iprobe or 0V vsource in the feedback loop to act as the measurement device for the stability analysis. I'm afraid I'm unfamiliar with the specifics of SRAM design to be able to give you anything more specific. The analysis will then allow you to plot the loop gain whilst keeping the loop closed without disturbing anything.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information