Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 1067
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

is there any possibility a nmos vth<vth0?

LiJin

i've see many books that vthn=vth0+r(sqarroot(-2X+vsb)-sqarroot(-2x)). where x is fermi level.

to nmos, r>0, thus, vthn>vth0 is right.

but i've meet a strange thing in simulation in ADE with HspiceD. the vth0 is 2.7V, while the vthn ADE give to me in opertion point is 1.8V.

is there ang possibility thing like this happen?

thank you to anyone who can give me a explain. thank you very much!

Parents
  • Cooktime

    NMOS could work in the subthreshold region especially for those low power consumption circuit, but I doubt the Vth is 2.7V without the body effect? That's very large. What's the value of your Vdd?

Reply
  • Cooktime

    NMOS could work in the subthreshold region especially for those low power consumption circuit, but I doubt the Vth is 2.7V without the body effect? That's very large. What's the value of your Vdd?

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.