Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 12981
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

DRACULA LVS problem for checking diode area

YG screen name
Hi, all

I want to compare zener diode area in LVS, and I use PARSET/LEXTRACT in LVS rule file. But I can not export diode area as this format like bipolar:

Q1 c b e npn $EA=1e-11

Where EA is emitter area and reserved name which netlisted by setting auCDL instParameters. For example:

instParameters  model  EA

propMapping   nil model cdlModel EA EmitterArea

My question is how to netlist diode area or how to set auCDL like EA above so that I can use PARSET/LEXTRACT to compare diode area for LVS.

Cadence version: 5.10.41

  • I'm not sure what your problem is. If you set up the NPN's CDF as above, it netlists the emitter area. Are you asking about some other component? If you're asking about Diodes, the allowed instParameters for ansCdlCompPrim are area and pj, so it would be area that you'd have to map in the propMapping to whatever you want. But your question is really unclear, so I'm just guessing what you're trying to ask.

    Regards,

    Andrew.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.