• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How to extract area parameter to cdl netlist for capaci...

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 126
  • Views 6826
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to extract area parameter to cdl netlist for capacitors

TiNat
TiNat over 13 years ago
Hello. I've created transistor level library for CMOS process. This library is supported IC5.14 and need for studying. In manual anasimhelp I've read that capacitor can extracted in cdl netlist C W L and area. But only C is present in my netlist. I try copied cap from analogLib to my own library and filled all fields like in manual in cdf Simulation Information. But again in netlist is present only C and model. Probably, I need create some skill file in order to extract area in cdl netlist. For diodes in netlist area is present. What can I do, for extraction area to cdl netlist for capacitor? Regard.
  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 13 years ago

    The standard ansCdCompPrim will netlist C if specified in the instParameters, OR area, OR area computed from W*L. So if C is specified, that wins, then if area is specified that wins, otherwise W and L can be used. This is because historically Dracula (which is where CDL originated) could either verify the value or the area of a capacitor, and not arbitrary parameters.

    Quek has explained how to output general parameters.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 13 years ago

    The standard ansCdCompPrim will netlist C if specified in the instParameters, OR area, OR area computed from W*L. So if C is specified, that wins, then if area is specified that wins, otherwise W and L can be used. This is because historically Dracula (which is where CDL originated) could either verify the value or the area of a capacitor, and not arbitrary parameters.

    Quek has explained how to output general parameters.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information