Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 2885
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Difference between n/p –select and n/p - active layers in CMOS layout techniques.

RAO VINAY

Hi,
What is the significance of using n/p select layers along with n/p active layers to make a CMOS active device? Why we need to draw extra n/p select layers though we can distinguish P and N regions just by using P/N active regions?



Regards,
Vinay Rao.

  • Vinay,

    Your question is almost certainly specific to the particular foundry/process design kit you're using, rather than being general to all CMOS technologies. I don't know what you mean by "n/p select layers" so can only assume that it's something in the particular technology you're using. In most technologies you either draw a diffusion (or "active") region and then draw an implant layer to make it N or P (or you draw N-diffusion or P-diffusion).

    Andrew.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.