• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How to set the different options

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 13945
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to set the different options

Muffassir
Muffassir over 13 years ago

 Hi all,

 

I want to simulate the inverter followed by inverter dc analysis as shown in the image attached inverter.png.

[url=http://images.elektroda.net/40_1332403987.png][img]images.elektroda.net/.../url] 

 

The circuit is from a IEEE paper. The author says that to simulate such circuits.......

 

It is based on performing a transient analysis, which starts with all the power supplies and circuit inputs set to zero. Thus, the initial condition for the floating-gate voltage provided to the simulator is zero. Afterwards, in the same transient analysis, power and inputs are set to their values. The stationary state reached provides the correct initial operation, which can be used for the rest of simulations.

I simulated the circuit using Vdd as vpulse(V1=0,V2=3.3, Period=120us, Delay=200ns, tr=tf=1u, Pulsewidth=75us)

Vin as triangular wave ( V1=0,V2=3.3, Period=100us, Delay=200ns, tr=tf=50us, Pulsewidth=0)

Vc as Pulse( V1=0,V2=2V, Period=100us, Delay=500ns, tr=tf=2u, Pulsewidth=50us)

for setting the power supplies.

W/L of both inverters are PMOS=6.5u/2u and NMOS=3u/2u.

The outputs i am getting after the simulation are shown in the image outinverter.png and expected outputs from IEEE paper are shown in the outexpected.png.

 [url=http://images.elektroda.net/86_1332404026.png][img]images.elektroda.net/.../url] 

[url=http://images.elektroda.net/21_1332404050.jpg][img]images.elektroda.net/.../url] 

The outputs for Vout1 and vout are not according to the exxpected. Also i am not able to get the DC transfer characteristics of the above circuit.I have even also set readns=spectre.fc file from trans analysis.

 On the basis of the statement by the author is there any thing i can set the options in trans/dc options so that i can get the output of DC characteristics.

 Any help is much appreciated.

 

Thanks

 

 

 

  • Cancel
  • Muffassir
    Muffassir over 13 years ago

     Hi guys out there!!

    Issued in public interest!!

    I got it solved the isuuse of simulating the FGMOS inverter circuits...what you all need is to do is give the impulse input as triangular wave so that the capacitors gets the initial charge required.i.e the Floating gate is set to initial value.

     

    Most important guys when you want to simulate the FGMOS be sure to add capaacitors as i have shown above in the schematic circuits & be sure to put the edit and upadte the capacitors property form (click Q ) and set the initial condition=0.

     

    Hope this helps to the guys who are struggling to simulate FGMOS.

    if you need any help on this issue you can contact me on muffassir@gmail.com

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information