Stats

  • Locked Locked
  • Replies 12
  • Subscribers 126
  • Views 5281
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

VCAR - Routing Specified Nets

sPoK

I've read the iccraft documentation but there is no info how to export selected nets from layout to a netlist file requested by VCAR.

There is only this note:

Note: Virtuoso Chip Assembly Router does not support extracting netlists from schematics, CDL, or HSpice. Use Virtuoso XL to ensure the layout netlist is populated. 

So, how to do this, please?

I'm using 6.1.5 version.

 

Thanks 

 

Parents
  • Finally I got it!
    Bussed net name in nets.txt file must be in the following format:
    bus_net[0]
    bus_net[1]
    .
    .
    bus_net[31]

    instead of:
    bus_net<0>
    bus_net<1>
    .
    .
    bus_net<31>

    and every bit of a bus must be stated.

    Thanks for the hint Andrew.

    BR
Reply
  • Finally I got it!
    Bussed net name in nets.txt file must be in the following format:
    bus_net[0]
    bus_net[1]
    .
    .
    bus_net[31]

    instead of:
    bus_net<0>
    bus_net<1>
    .
    .
    bus_net<31>

    and every bit of a bus must be stated.

    Thanks for the hint Andrew.

    BR
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.