Stats

  • Locked Locked
  • Replies 1
  • Subscribers 126
  • Views 13701
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

DIVA LVS Error

saullacour

Forum users,

I've created a schematic and layout of a simple cell using IC6.1.0 and trying to perform DIVA LVS by invoking it from the Virtuoso Layout L window by selecting Verify->LVS... 

I am getting an error that I think signifies that the layout is failing to netlist.  Please see attached figure showing output error log.

 Any help you can provide would be appreciated.

 Thanks,

Saul

  • Quek

    Hi Saul

    From the snapshot, I am guessing that you are using IC611 which is an extremely out-dated version of Virtuoso. Would you please try using the latest version of IC615 to see if the layout netlisting can be completed successfully?

    Best regards
    Quek

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.