Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 799
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

The way to build my own capacitors/resistors

DWalter

I need to build my own capacitors which can be recognised in the extraction. As far as I know we need do the LVS check at first whereas there is no schematic....

Then I want to ask several questions:

1   How can we define the terminals of a capacitor which can be mapped to a netlist/schematic/script?

2   Many PDKs' caps have the 3rd terminal which should be connected VDD/VSS. Should I consider this too? My cap is only 2 metal plates from the toppest.

2   How can we do the Extraction. In my case, RCX did not work since something is not defined in LVS file, which I cant run.

 If who can share a designflow of this kind of thing, that's would be great.

 My enviorment is assura/ic6. 

Thanks for you attention!  

 

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.