• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. The resolution of sin wave

Stats

  • Locked Locked
  • Replies 10
  • Subscribers 125
  • Views 19459
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

The resolution of sin wave

Medya
Medya over 13 years ago

 Hi

I do fft(using dft with N=1024 and set the input freq=100M*17/1024 ,strobperiode=10ns and simulation time>10240ns) on the output of the sin wave,and see that the noise floor is about -100db i repeat it for variuos step(strobperiode) and simtime but the noise floor doesn't vary more,I'm so confused that how can test the high resulotion adc with this low resolution wave,is the way to solve this problem

thanks

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 13 years ago

    If I simulate this simple netlist:

    //
    v1 (sinout 0) vsource type=sine freq=100M*17/1024 ampl=1
    r1 (sinout 0) resistor r=1M

    tran tran stop=10240n strobeperiod=10n

    Then I get the attached picture (which as you can see has very low numerical noise floor). If you're simulating a more complicated circuit, it may be the simulator accuracy that is limiting you - have you set errpreset on the tran analysis? Have you set reltol? Without knowing quite what you're doing, it's hard to be sure.

    Andrew.

    • dft.png
    • View
    • Hide
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 13 years ago

    If I simulate this simple netlist:

    //
    v1 (sinout 0) vsource type=sine freq=100M*17/1024 ampl=1
    r1 (sinout 0) resistor r=1M

    tran tran stop=10240n strobeperiod=10n

    Then I get the attached picture (which as you can see has very low numerical noise floor). If you're simulating a more complicated circuit, it may be the simulator accuracy that is limiting you - have you set errpreset on the tran analysis? Have you set reltol? Without knowing quite what you're doing, it's hard to be sure.

    Andrew.

    • dft.png
    • View
    • Hide
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information