Stats

  • Locked Locked
  • Replies 20
  • Subscribers 126
  • Views 24511
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Transient simulation taking too much memory

vshssvs7

Sir,

I have to run a transient simulation of a transistor-level Charge Pump PLL. I have noticed that it is taking too much memory. icfb got shutdown by itself with this message at the terminal:

ERROR: Unable to allocate memory for transition file slice variable transition index level (read).

The simulation was not complete and it shutdown in between. The size of tran.tran.trn is around 40 GB.

Note that I have already done this: In Analog Design Environment, Outputs -> Save All, I have checked "selected" option in "select signals to output (save)" and Outputs -> to be saved -> select on schematic and selected few nets that I wanted to save

But even after doing the above, it is still saving every net (because I'm able to plot those nets) which is the reason for such a huge tran.tran.trn file. What more should I do to stop it from saving every net? (and only save the nets that I select) 

 

Parents
  • Hi vshssvs7,

    Try setting the following environment variable and restart your virtuoso session.

    setenv CDS_AUTO_64BIT ALL

    You can also add this to your .cshrc   (You'll need to source your .cshrc and restart the software as well for it to take effect).

    This is documented in Solution 11715812 (COS) ViVA fails with error "Unable to allocate memory...."

    If this doesn’t help, you need to let us know

    • What output format you are using.  (psfbin, psfxl, sst2, etc.)
    • What subversion of software that you are using.  IC5.1.41 or IC6.1.5, MMSIM11.1, etc.
    • What does your output statement in your netlist look like.

     
    Best regards,
    Tawna
Reply
  • Hi vshssvs7,

    Try setting the following environment variable and restart your virtuoso session.

    setenv CDS_AUTO_64BIT ALL

    You can also add this to your .cshrc   (You'll need to source your .cshrc and restart the software as well for it to take effect).

    This is documented in Solution 11715812 (COS) ViVA fails with error "Unable to allocate memory...."

    If this doesn’t help, you need to let us know

    • What output format you are using.  (psfbin, psfxl, sst2, etc.)
    • What subversion of software that you are using.  IC5.1.41 or IC6.1.5, MMSIM11.1, etc.
    • What does your output statement in your netlist look like.

     
    Best regards,
    Tawna
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.