Stats

Locked Locked
Replies 2
Subscribers 126
Views 15680
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Regarding the tie down diode

PeterXia over 13 years ago

Process: IBM analog/RF 130 nm.

Hi all, tie down diodes are used to prevent gate damage during fabrication.

For nMOS, it is clear that we can tie n+/sub diode to the gate, as a reverse biased diode.

However, there is a pcell called pTiedown. It is p+ diffusion in n-well. What it is for?

Quek over 13 years ago

Hi Peter

The answer is in this designer's forum post. Would you happen to be "peterki" too? : )

Best regards
Quek
Cancel
Vote Up 0 Vote Down

Cancel
peterki over 13 years ago

Hi Quek, Thank you so much for answering my question, as well as my other post. The answer to this post can be found at http://www.designers-guide.org/Forum/YaBB.pl?num=1338412194
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.