Stats

Locked Locked
Replies 1
Subscribers 126
Views 13738
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Temperature coefficient of capacitance by metal to substrate in QRC extraction

Hi all,

I am using the technology of IBM CMOS 7RF, and notice that from QRC layout extraction the capacitance values from metal layers to sub! do not change by different temperatures, while the metal resistance is changing. Is the temperature coefficient counted in the capacitance extraction?

I read the Assura User Guide, and find that it mentioned the temperature setting only for resistance extraction. So I guess QRC don't really count the temperature in capacitance. But I need to find out a reference of how much the temperature can affect the capacitance on chip. Any advices? Thanks in advance.

Parents

Quek over 13 years ago

Hi bjbit

Temperature does not apply in QRC cap extraction. In fact, the temperature input field in QRC form is disabled if you select "C_only" extraction.

Best regards
Quek
Cancel
Vote Up 0 Vote Down

Cancel

Reply

Quek over 13 years ago

Hi bjbit

Temperature does not apply in QRC cap extraction. In fact, the temperature input field in QRC form is disabled if you select "C_only" extraction.

Best regards
Quek
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.