• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Mixed-Signal Simulation Speed Optimization

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 126
  • Views 13541
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Mixed-Signal Simulation Speed Optimization

TjaartOpperman
TjaartOpperman over 13 years ago

After spending some time to setup a mixed-signal simulation, I reached a point where I can no longer increase the simulation speed. The chip core is referencing behavioral VHDL and a majority of the analog modules are represented by Verilog-A code. I am simulating using irun. I was wondering it if would be possible to see which part of the IC is slowing down my simulation? I have also noticed that when I represent some modules in Verilog-A, it can slow down the simulation. I'd like to have a better understanding of which modules are doing what.

I am using mmsim710 and ius82.

  • Cancel
Parents
  • Quek
    Quek over 13 years ago

    Hi TjaartOpperman

    It might be easier to simply upgrade your IUS82 to the latest INCISIVE12.1 and use multi-cpu AMS-APS to see if it helps.Your current packages are quite out-dated. By the way, when running mixed-signal simulations, only INCISIVE package is used, not MMSIM package.

    For your information, you will need RHEL5.5 in order to run INCISIVE12.1. IUS package has been renamed as INCISIVE.

    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Quek
    Quek over 13 years ago

    Hi TjaartOpperman

    It might be easier to simply upgrade your IUS82 to the latest INCISIVE12.1 and use multi-cpu AMS-APS to see if it helps.Your current packages are quite out-dated. By the way, when running mixed-signal simulations, only INCISIVE package is used, not MMSIM package.

    For your information, you will need RHEL5.5 in order to run INCISIVE12.1. IUS package has been renamed as INCISIVE.

    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information