• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Virtuoso Autorouter Via Generation/Rules

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 758
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Virtuoso Autorouter Via Generation/Rules

dfick
dfick over 13 years ago

I am using IC6.1.5-64b.500.9

I am using the LayoutGXL Space-Based Router. I have created the vias that I want the router to use and specified them in the constraints section of the tech file.The router uses them, but it modifies their enclosure. Is there a way to prevent this?

 I've tried searching google, the forums, and the documentation, but haven't been able to find anything.

 

 

 

  • Cancel
Parents
  • dfick
    dfick over 13 years ago

    I was able to fix the problem, although I did two things at once, so I'm not sure if the fix required one or both of the solution.

     First, I had defined DRC clean vias using stdViaDefs syntax in the ASCII  tech file (then loaded using CDW). I instead changed them to use the stdViaVariants syntax.

     Secondly, I defined the minOppExtension for the vias under the virtuosoDefaultExtractorSetup constraint group

     The second fix was definitely needed since the default vias were not DRC clean. Defining DRC clean vias was important, but I'm not sure how much the section matters.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • dfick
    dfick over 13 years ago

    I was able to fix the problem, although I did two things at once, so I'm not sure if the fix required one or both of the solution.

     First, I had defined DRC clean vias using stdViaDefs syntax in the ASCII  tech file (then loaded using CDW). I instead changed them to use the stdViaVariants syntax.

     Secondly, I defined the minOppExtension for the vias under the virtuosoDefaultExtractorSetup constraint group

     The second fix was definitely needed since the default vias were not DRC clean. Defining DRC clean vias was important, but I'm not sure how much the section matters.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information