Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 13210
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

subc as a symbol vs. extracted view for post layout simulation

bnugent

 

Hi all,

 

I am using Virtuoso 6.1.4. I have two scenarios that are giving me conflicting results when I run av_analog_extracted simulations. By the way I'm using config to modify which view names the instances use.

 Scenario 1: entire cell is simulated with its view name set to av_analog_extracted

 Results from Scenario 1: The currents in the subcells are the proper magnitudes but the currents are not properly reflected in the metal traces leaving the subcells.

 Scenario 2:  same as Scenario 1, but the subc view name is set to symbol

 Results from Scenario 2: The current in the metal traces appropriately represent the currents from the subcells, however, the magnitudes of the currents are significantly lower than tested. 

 

Has anyone really dug in to simulations using the config view and observed any of these scenarios having to do with subc?

 

Thanks in advance,

 

bnugent 

 

Parents Reply Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.