Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 13457
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

segment error for symbol

uzzy

Hello, 

        I wrote a veriloga code for some behavioural modeling. It compiled fine and let me create a symbol. I then instantiated the symbol and tried to sim it with spectre. The spectre simulation bombs and the error message is like "segment error for symbol: pin_name" and it is referring to a line that is located after the veriloga code ends(endmodule). Does anyone know how to get around this problem ?

 Regards,

Uzzy 

  • Uzzy,

    Please state:

    • Which tool version you're using (and which simulator - the text says "spectre", but you've added a verilogams E2R connect module keyword)
    • The precise error message (cut and paste from the log file) - "is like" is not good enough. I can't see why the simulator would be complaining about a symbol
    • Ideally provide the veriloga code that shows the problem, and the input.scs which instantiates it.

    Right now there's not enough detail to understand precisely what your problem is.

    Regards,

    Andrew.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.