• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Power calculation

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 126
  • Views 13606
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Power calculation

RAJ JOHRI
RAJ JOHRI over 13 years ago

I want to calculate overal leakage power of a 6T SRAM. Should I have to calculate leakge power at each node of all transistors?

I searched on the Internet and got various ways to calculate leakage power. Please tell me the correct way to calculate the leakage power in any digital circuit in cadence.

By leakage power I mean the power consumed by the transistor when it is in off state.

Thank You.

  • Cancel
Parents
  • Quek
    Quek over 13 years ago

    Hi Raj

    Would you please try Ultrasim's pcheck cmd (power check) to see if it can resolve your problem? Here is a description of the cmd from $MMSIMHOME/doc/UltraSim_User/UltraSim_User.pdf:

    "Based on the specified node list, voltage thresholds, over voltage duration time, and checking windows, the Virtuoso UltraSim simulator reports in a netlistName.pcheck file which nodes over a specific time window have voltage over, below, or within the threshold(s) for a
    time period equal to or greater than the specified duration. If no time window is specified, the entire simulation period is used."


    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Quek
    Quek over 13 years ago

    Hi Raj

    Would you please try Ultrasim's pcheck cmd (power check) to see if it can resolve your problem? Here is a description of the cmd from $MMSIMHOME/doc/UltraSim_User/UltraSim_User.pdf:

    "Based on the specified node list, voltage thresholds, over voltage duration time, and checking windows, the Virtuoso UltraSim simulator reports in a netlistName.pcheck file which nodes over a specific time window have voltage over, below, or within the threshold(s) for a
    time period equal to or greater than the specified duration. If no time window is specified, the entire simulation period is used."


    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information